

Topologies of SRAM: A Review

¹Ajeet Singh, ²Prof. Sanjay Kr. Singh, ³Prof. Sandeep Sharma, ⁴Prof. B. K. Singh

¹ECE, P.h.d Scholar, UTU, Dehradun, Uttarakhand, India, ²ECE Dept. IPEC Ghaziabad, ³ECE Dept. DIT Dehradun, ⁴Electrical Engineering SIT, Pithoragarh, India

¹ajeetranaut@gmail.com, ²sanjaysinghraj@yahoo.com, ³tek.learn@gmail.com, ⁴bkapkec@yahoo.com

Abstract- We are evident of advancement of process technologies in semiconductor industry, which has offered us, increased performance of integrated circuits, improves the speed, power dissipation, size and reliability. To maintain, this pace in the semiconductor industry, it is necessary to overcome associated challenges of technology scaling. Memory, being a major part of any system, is also evolved by the time, plays an important role to improve the performance of the System-on-chip (SoC) products. This paper gives a systematic and comprehensive insight to build an understanding SRAM bit cell circuit, architectures, designs and analysis techniques.

KEYWORDS – Static Random Access Memory (SRAM), Cache, Bit Line, Transmission Gate (TG), Bit Cell, Low Swing.

1. INTRODUCTION

Since 1965, it is the Moore's law, scaling the technology and in results, the performance of VLSI designs is reached at the level of the five orders of magnitude in the last four decades [1]. Moore's law, states that the doubling of the number of transistors per generation on an integrated circuit almost every 2 years (usually 18–24 months) [2]. In the present time, The semiconductor industry, is still trying to match the speed of scaling the technology according to the Moore's Law, and it is only due to shrieked transistors and by the overcoming the limitation of technology scaling. He also estimated that the scaled technology for microprocessors would also reduce the manufacturing cost per function, exponentially for future generation technology.

Generally, scaling the minimum feature size, length and width by about 30% (Moore's magic number) for each new technology generation, theoretically gives the following:

1. Doubling of device density and lowering of area by $(0.7*Y \times 0.7*X) \sim 50\%$, helps packing of more devices in the same area, which effectively reduces the cost per transistor;
2. Reduces the total capacitance by 30% which allow gate delays to decrease by 30%, resulting in increase in operating speed up to 43%;

3. Accordingly the power consumption ($Power \propto CV^2 f$) should decrease for a given circuit by 30–65% due to smaller transistors and lower supply voltage [3].

Similarly, all other technology generations have been derived. Scaling of supply voltage drastically reduces the dynamic power by the relation of quadratic between supply voltage and static power. While lowering of V_{DD} increases delay, therefore, the device threshold voltage (V_{TH}), must also decrease in order to maintain the drive current. Lowering V_{TH} leads to an exponential increase in leakage power.

Moreover, scaling for minimum feature size and closely matched devices also play a significant role while when designing Static Random Access Memories (SRAMs), therefore, they are the first to suffer from the exponential trends of scaling. The continued scaling of CMOS technology has yielded several problems like process induced variations, soft errors, degradation of transistors due to ageing etc. However, these problems were not much serious in the earlier generations.

2. STATIC RANDOM ACCESS MEMORY (SRAM)

The first commercialized MOSFET based memory came into existence in seventies. In 1968 [4], Robert Dennard explained the concept of dynamic memory cell with a single MOSFET and a capacitor at IBM and successively, MOSFET based dynamic random access memory (DRAM) chip with 2k-bits came into existence with controlled leakage current in 1971. However, performance of DRAM has not matched the pace with the performance of the processors because of long access time and due to requirement of more power and there is also requirement to refresh periodically for use data without lose in memory cells [5,6].

To fill this growing gap between the performance of processors and DRAM created the hierarchy of different levels in the processor architectures. It results, memory hierarchy range from faster, small sized and expensive on chip memories to slower, large sized and inexpensive memories like DRAM memories. To match the performance requirement, a processor fetches the most frequently used data and instruction from the closest memory to itself, known as “cache” memory. These are also labeled as L1, L2 and even L3, which are static random access memories (SRAMs) [1].

Although, SRAMs dominate in performance but SRAMs of high capacity cannot be embedded, due to area limitation on chip and the high cost per bit. Latest trends shows that the percentage of embedded SRAM in System-on-Chip (SoC) products will increase further from the current 84% to as high as 94% by the year 2014 [7]. Moreover, there is a huge demand of cache memory in modern computer systems as microprocessors design has been shifted to multi-core architectures and the share of SRAM on a die has drastically increased from 20% in 1999 to 94% in 2014 [1].

This growing trend is mainly to provide faster access by eliminating the delay across the chip interface. Also embedded memories are designed with rules more aggressive than the rest of the logic on a SoC die, therefore, they have dense packing which makes them more prone to manufacturing defects. This trend has mainly grown due to ever increased demand of performance and higher memory bandwidth requirement to minimize the latency, therefore, larger L1, L2 and even L3 caches are being integrated on-die. Hence, it may not be an exaggeration to say that the SRAM is a good technology representative and a powerful workhorse for the realization of modern SoC applications and high performance processors. In addition, SRAM scaling signifies the huge potential of decreasing the cost per function in microprocessors as well.

3. ARCHITECTURE OF MEMORY

An SRAM is an array of cells and any cell can be accessed for read and write purpose with the

help of addresses decoded by decoder, so called as Static Random Accesses Memory.

The basic architecture of the SRAM contains one or more rectangular arrays of memory cells with control circuitry to decode addresses for few basic and special operations. Since, the use of mobile, hand held and battery operated device with high data transfer rates, so memory densities are also increasing on these devices. So, SRAM makes up a large part of the system, which has requirement of the power and space on the system. Memories are also only responsible for almost half of the total CPU dissipation.

Therefore reduction of power and delay in memories becomes an important issue. In this case, it is require finding out the total power consumption by the system and delaying in the different blocks as well as cells of memory to reduce the power consumption and delay. In the past, various semiconductor engineers have come with power efficient designs for on chip memories, allowing for better overall performance of the system. They reduced power consumption by adopting suitable techniques, such as circuit partitioning, increasing gate oxide thickness in non-critical paths, reducing V_{th} (dual V_{th}) etc. These technologies, like circuit partitioning technique had improved the speed of memories. The control block, the decoders and IO blocks are all in low V_{th} , whereas the memory cells, along with the sense amplifier are in high V_{th} [4]. But, a lot can be done to improve the speed, reduce the power consumption and delay.

4. ARCHITECTURE OF SRAM BIT CELL

Conventional 6T SRAM bit cell topology as shown in figure 1, is the widely used bit cell for cache memory in high performance microprocessor and on chip caches in SOC. There are several topologies have been developed with the aim of different objectives like minimum bit cell area, low static and dynamic power dissipation, improved performance and better parametric results in terms of Static-Noise-Margin (SNM) and Write-Ability-Margin (WAM).

Other techniques like boosting the supply voltage, read and write assist circuitries in SRAMs have also

been proposed to achieve more stable data retention during read operations [8,9]. The main concern in SRAM bit cell design is a trade-off among these design metrics. For example, in sub-threshold SRAMs, noise margin (robustness) is the key design parameter and not speed [10,11]. Therefore, on the basis of their robustness these bit cell topologies are broadly divided into two categories: (1) non-isolated read port SRAM bit cell topologies (less robust), and (2) isolated read-port SRAM bit cell topologies (highly robust).




Figure 1. Conventional 6 T SRAM Bit Cell

4.1.1 Non-isolated Read-Port SRAM Bit cell Topologies

This is a less robust topology due to its poor read SNM. It happens due to the use of same pass-gate device for both read and write operations means there is no isolation between read and write ports. The tuning of the bit cell ratio is involved in this arrangement to achieve the read and write operation simultaneously. For both the operations properly sized device is required. Various developments in this category are as follows:

4.1.2. Five-Transistor (5T) SRAM Bit cell Topology

It is a high density low leakage current five transistor (5T) SRAM bit cell [12] as shown in figure 2, which has only one bit line to perform read and write operations via a single pass-gate device M1. Writing into 5T bit cell enables by connecting the bit line to VDD or VSS respectively, when the word line is high or connected to VDD. But correct sizing of the transistors is required to ensure sufficient WAM and read- SNM. Though, this

design takes 15-21% less area for different processes, lower bit line leakage to 75%, and has a comparable read/ write performance to standard 6T bit cell but it has poor static noise margin and require a on-chip DC-DC to generate a pre-charge voltage of bit line. In 5 T SRAM bit cell read operation requires a pre-charge voltage (VPC) for read operation where $V_{SS} < VPC < V_{DD}$. While in the standard 6T SRAM pre-charged at VDD before a read and write operation. Therefore, a possible bit line pre-charge voltage VPC levels for 5T SRAM bit is observed 340–860mV for worst case. A VPC of 600mV has been reported as the bit line pre-charge voltage level for a 0.18 μm CMOS Technology [1].




Figure 2. Five-Transistor (5T) SRAM Bit cell Topology

4.1.3. Transmission Gate Based Six-Transistor (6T) SRAM Bit cell

In the design of Transmission Gate based 6T SRAM bit cell [13], accessing and transferring of data can be accomplished by a transmission gate (TG) during the execution of read and write cycle through a single ended bit line or data line. There is a disadvantage of this TG is that it conducts perfectly for '0' as well as '1' in both direction, means, a read cycle can easily change the content of bit cell, due to the straight intervention of read current to the data storage node Q, as shown in figure 3. Thus the application of TG reduces the read SNM, ever beyond the 6T SRAM bit cell for an iso-area topology. In TG 6 T bit cell, to outline the benefits of technology scaling, all devices should be sized too large to achieve authentic read SNM. It is suggested to make the bit cell size more than twice

the convention 6T SRAM bit cell. Sharing of a header and footer per column enables the writing ability of the bit cell. However, it affects the stability of the other (non-accessed) bit cells, which are connected to the same bit line at the time of write cycle.

Because at the onset of a write cycle (when signal *wr_en* is activated), the footer will slow down the re-regenerative action of all the bit cells (or cross-coupled inverters) those sharing the same column for improving the write-ability of an accessed bitcell. The measurement results from a 2 Kb SRAM test-chip fabricated in 0.13 m bulk CMOS show a 64% energy saving as compared to a multiplexor (MUX) based memory [10]. While this bitcell topology takes more than 42% of area overhead as compared to standard 6T bit cell and fails to operate below 720mV but it manages to operate at sub-200mV V_{DD} . Another major drawback with this design is that the increased leakage current from the bit line (BL) limits the number of bitcells per bitline to 16 [1].




Figure 3. Transmission Gate Based Six-Transistor (6T) SRAM Bit cell

4.1.4. Ten-Transistor (10T) Schmitt Trigger SRAM Bitcell

The basic unit of this robust bit cell is an inverter pair and the characteristic of this inverter pair of the bit cell is improved with the help of modified configuration of Schmitt trigger as shown in figure 4 [14]. According to the modification in the direction of the input transition, it either increases or decreases the switching threshold voltage of an inverter which increases the read and hold SNMs effectively. It yields better read stability and write ability for sub-threshold operations at the cost of almost double area overhead than conventional 6T bit cell with 1.56 x and 2.3 x at V_{DD} of 0.4 V as compare to conventional 6 T SRAM respectively. It is more power saving at lower V_{DD} , it is 18% and 50% in leakage and dynamic power respectively at 130 nm [1].




Figure 4. Ten-Transistor (10T) Schmitt Trigger SRAM Bitcell

4.2. Isolated Read-Port SRAM Bitcell Topologies

It is the topology, which has got a lot of attraction for lower supply voltage V_{DD} or sub-threshold operation [15, 16, 17, 18, 19, 20, 21, 22, and 10]. Reduction in supply voltage V_{DD} drastically reduces the SRAM bit cell noise margins and increases susceptibility to process variation. Therefore, to improve the poor noise margins or process variability at lower voltages, researchers moves towards the eight transistor (8T) or ten-transistor (10T) register file (1-read/1-write) type of bit cells than conventional six-transistor (6T). Though, it provides separate read port at the cost of extra silicon overhead and also limits the scope of scaling of future generation. Furthermore, with the optimized device size, a read-SNM free SRAM bit

cell can be aimed. The recent development of isolated read-port are as follows:

4.2.1. Eight-Transistor (8T) SRAM Bit cell Topology

This topology also known as a register file type of SRAM bit cell topology. It is an extension of standard 6T SRAM bit cell. It consists of separate read and writes ports for read SNM free bit cell [16, 18, 20, 21, 22]. In this topology, two transistors M7 and M8 are used to de couple the read and write operations. Here, Separate read (RWL) and write (WWL) word lines are used to control the read and write ports respectively for accesses the data of bit cell during the read and write operation. Decoupling of these two operations gives SNM-free read stability and overcomes the independency between stability and read current. But dependency between density and read-current is still there. This read port also introduces an additional leakage current path which was not in conventional 6T bit cell. Due to large area overhead and leakage power limited the application of this bit cell in comparison of conventional 6T bit cell because leakage power is the critical parameter of a SRAM design, particular for highly energy constrained applications. This bit cell does not introduce read bit line (RBL) leakage current. In [22] the bit line leakage current from the un-accessed bit cells is managed by adding a buffer-footer, shared by the all bit cells in that word.




Figure 5. Eight-Transistor (8T) SRAM Bit cell Topology

4.2.2. Nine-Transistor (9T) SRAM Bit cell Topology

This bit cell topology contains three extra transistors along with conventional 6T bit cell which bypass read current from the data storage nodes and yields nine transistor (9T) SRAM bit cell as shown in figure 6 [19]. It makes a non-destructive read operation or SNM-free read stability. Although, it covers 38% more area overhead but have the read SNM of 9T SRAM bit cell for 65 nm is approximately 2 x better than the conventional 6T SRAM bit cell [1] and assures 23% better leakage power. Due to complex layout, thin cell layout structure does not suit in this design and presents jogs in the poly.




Figure 6. Nine-Transistor (9T) SRAM Bit cell Topology

4.2.3. Ten-Transistor (10T) SRAM Bit cell Topology

10 T SRAM bit cell has a separate read port of 4 transistors along with 6T SRAM bit cell [23] as shown in figure 7. Its write access mechanism and basic data storage unit are same as in conventional 6T bit cell. It shows the same advantages as the 8T bit cell, such as a non destructive read operation and ability to operate at ultra low voltages. But the problem of read bit line leakage current degrades the performance for read data correctly. Specifically, the problem of the isolated read-port 8T cell is similar to that of the standard (non-isolated read-port) 6T bit cell. The data stored in the un-accessed bit cell gives a leakage current. This current goes through the same read bit line and

affects the same node as the read bit line from accessed bit line.

As a result, the leakage current from the all of the un-accessed bit cells, can pull-down RBL even if the accessed bit cell based on its stored data should not do so. This problem is known as an erroneous read. There are two additional transistors to improve the erroneous read by cutting off the path of RBL when RWL is low and yields a robust bit cell which is independent of the data stored. It shows better performance at lower V_{DD} .




Figure 7. Ten-Transistor (10T) SRAM Bit cell Topology

IV. CONCLUSION

To match the pace of performance of different processors and System-on-Chip (SoC) products has given the pavement of innovation in this area. It is shown from the study of different SRAM bit cell that the isolated read port SRAM bit cells have improved read stability and process variation tolerance than non-isolated read port SRAM bit cell. But complex layout and extra silicon area overhead of isolated read port SRAM bit cell are the critical limitation of these designs. The implication of scaling of technology affects the stability and noise margins of standard SRAM design which motivated the semiconductor engineers to explore the alternative design for future technology generations.

REFERENCE

- [1] Jawar Singh, Saraju P. Mohanty, and Dhiraj K. Pradhan *Robust SRAM Designs and Analysis*? Springer Science+Business Media New York, 2013.
- [2] Moore, G.: *Cramming more components onto integrated circuits*. Electronics **38**(8), 534–539 (1965).
- [3] Borkar, S.: *Design challenges of technology scaling*. IEEE Micro **19**(4), 23–29 (1999).
- [4] Dennard, R.H.: *Field-effect transistor memory*. US Patent No. 3387286 (1968)
- [5] Cragon, H.G.: *Memory Systems and Pipelined Processors*, Chapter 1. Jones and Barlett, Sudbury (1996)
- [6] Hennessy, J.L., Patterson, D.: *Computer Architecture: A Quantitative Approach*, Chapter 5. Morgan Kaufman, San Francisco (2006)
- [7] ITRS: *International technology road map for semiconductors, test and test equipments*. (2006)
- [8] Kawaguchi, H., Kanda, K., Nose, K., Hattori, S., Dwi, D., Antono, D., Yamada, D., Miyazaki, T., Inagaki, K., Hiramoto, T., Sakurai, T.: *A 0.5 v, 400mhz, v00-hopping processor with zero-vth fd-soi technology*. In: IEEE International Solid-State Circuits Conference, Digest of Technical Papers. ISSCC, 2003, vol. 1, pp. 106–481 (2003).
- [9] Lee, S., Sakurai, T.: *Run-time voltage hopping for low-power real-time systems*. In: Proceedings of the 37th Design Automation Conference 2000, Los Angeles, pp. 806–809 (2000)
- [10] Wang, A., Chandrakasan, A.: *A 180mv FFT processor using sub-threshold circuit techniques*. In: Proceedings of the IEEE ISSCC Dig. Tech. Papers, pp. 229–293 (2004).
- [11] Wang, A., Chandrakasan, A.: *A 180-mv subthreshold FFT processor using a minimum energy design methodology*. IEEE J. Solid-State Circuit **40**(1), 310–319 (2005)
- [12] Carlson, I., Andersson, S., Natarajan, S., Alvandpour, A.: *A high density, low leakage, 5T SRAM for embedded caches*. In: Proceeding of the 30th European Solid-State Circuits Conference, ESSCIRC 2004, Leuven, pp. 215–218 (2004)
- [13] Zhai, B., Hanson, S., Blaauw, D., Sylvester, D.: *A variation-tolerant sub-200 mv 6-T subthreshold SRAM*. IEEE J. Solid-State Circuit **43** (10), 2338–2348 (2008)
- [14] Kulkarni, J., Kim, K., Roy, K.: *A 160mv robust schmitt trigger based subthreshold SRAM*. IEEE J. Solid-State Circuit **42**(10), 2303–2313 (2007)
- [15] Calhoun, B.H., Chandrakasan, A.P.: *A 256-kb 65-nm sub-threshold SRAM design for ultralow-voltage operation*. IEEE J. Solid-State Circuit **42**(3), 680–688 (2007).
- [16] Chang, L., Fried, D., Hergenrother, J., Sleight, J., Dennard, R., Montoye, R., Sekaric, L., McNab, S., Topol, A., Adams, C., Guarini, K., Haensch, W.: *Stable SRAM cell design for the 32 nm node and beyond*. In: Symposium on VLSI Technology, 2005. Digest of Technical Papers, Kyoto, pp. 128–129. 14–16 June 2005.
- [17] Chang, L., Nakamura, Y., Montoye, R., Sawada, J., Martin, A., Kinoshita, K., Gebara, F., Agarwal, K., Acharyya, D., Haensch, W., Hosokawa, K., Jamsek, D.: *A 5.3 ghz 8T-SRAM with operation down to 0.41 v in 65 nm CMOS*. In: IEEE Symposium on VLSI Circuits, 2007, Kyoto, pp. 252–253 (2007).
- [18] Chang, L., Montoye, R., Nakamura, Y., Batson, K., Eickemeyer, R., Dennard, R., Haensch, W., Jamsek, D.: *An 8T-SRAM for variability tolerance and low-voltage operation in high-performance caches*. IEEE J. Solid-State Circuit **43**(4), 956–963 (2008)
- [19] Liu, Z., Kursun, V.: *Characterization of a novel nine-transistor SRAM cell*. IEEE Trans. Very Large Scale Integr. Syst. **16**(4), 488–492 (2008)

- [20] Suzuki, T., Yamauchi, H., Yamagami, Y., Satomi, K., Akamatsu, H.: *A stable 2-port SRAM cell design against simultaneously read/write-disturbed accesses*. IEEE J. Solid-State Circuit **43**(9), 2109–2119 (2008)
- [21] Takeda, K., Hagihara, Y., Aimoto, Y., Nomura, M., Nakazawa, Y., Ishii, T., Kobatake, H.: *A read-static-noise-margin-free SRAM cell for low-vdd and high-speed applications*. IEEE J. Solid-State Circuit **41**(1), 113–121 (2006)
- [22] Verma, N., Chandrakasan, A.P.: *A 256 kb 65 nm 8T subthreshold SRAM employing sense-amplifier redundancy*. IEEE J. Solid-State Circuit **43**(1), 141–149 (2008)
- [23] Calhoun, B.H., Chandrakasan, A.P.: *A 256-kb 65-nm sub-threshold SRAM design for ultralow-voltage operation*. IEEE J. Solid-State Circuit **42**(3), 680–688 (2007)
- [24] Kim, T.H., Liu, J., Keane, J., Kim, C.: *A 0.2 v, 480 kb subthreshold SRAM with 1 k cells per bitline for ultra-low-voltage computing*. IEEE J. Solid-State Circuit **43**(2), 518–529 (2008)
- [25] Aly, R., Bayoumi, M.: *Low-power cache design using 7T SRAM cell*. IEEE Trans. Circuit Syst. II. Express Briefs **54**(4), 318–322 (2007)
- [26] Hobson, R.: *A new single-ended SRAM cell with write-assist*. IEEE Trans. Very Large Scale Integr. Syst. **15**(2), 173–181 (2007)
- [27] Ohbayashi, S., Yabuuchi, M., Nii, K., Tsukamoto, Y., Imaoka, S., Oda, Y., Yoshihara, T., Igarashi, M., Takeuchi, M., Kawashima, H., Yamaguchi, Y., Tsukamoto, K., Inuishi, M., Makino, H., Ishibashi, K., Shinohara, H.: *A 65-nm soc embedded 6T-SRAM designed for manufacturability with read and write operation stabilizing circuits*. IEEE J. Solid-State Circuit **42**(4), 820–829 (2007)
- [28] Wang, C.C., Wu, C.F., Hwang, R.T., Kao, C.H.: *Single-ended SRAM with high test coverage and short test time*. IEEE J. Solid-State Circuit **35**(1), 114–118 (2000)